

(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11)

EP 0 936 731 A1

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
18.08.1999 Bulletin 1999/33

(51) Int Cl.<sup>6</sup>: H03F 1/32

(21) Application number: 99102396.1

(22) Date of filing: 08.02.1999

(84) Designated Contracting States:  
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU  
MC NL PT SE  
Designated Extension States:  
AL LT LV MK RO SI

- Ishida, Kaoru  
Osaka 575-0045 (JP)
- Kosugi, Hiroaki  
Osaka 573-1127 (JP)
- Kugou, Shin'ichi  
Kohoku-ku  
Yokohama-shi, Kanagawa 223-0053 (JP)

(30) Priority: 09.02.1998 JP 2757198

(71) Applicant: Matsushita Electric Industrial Co., Ltd.  
Kadoma-shi, Osaka 571-8501 (JP)

(74) Representative: Grünecker, Kinkeldey,  
Stockmair & Schwanhäusser Anwaltssozietät  
Maximilianstrasse 58  
80538 München (DE)


(72) Inventors:  
• Miyaji, Masayuki  
Hyogo 665-0047 (JP)

## (54) Feed forward amplifier

(57) A feed forward amplifier comprises a main amplifier 10 composed of a plurality of power amplifiers 8 and 9 combined in parallel. In addition to the plurality of power amplifiers, this feed forward amplifier includes a distortion detecting amplifier 25 for detecting the distortion components, having a distortion characteristic in a

predetermined relationship with the distortion characteristic of the main amplifier. It also omits a distortion detecting power combiner 23 otherwise located after a main amplifier 10 and locates a delay circuit 21 before the main amplifier 10 to reduce losses occurring after the main amplifier 10 to improve the efficiency of the entire feed forward amplifier.

Fig. 1



EP 0 936 731 A1

## Description

### BACKGROUND OF THE INVENTION

#### Field of the Invention

**[0001]** The present invention relates to a feed forward amplifier used for a base station for mobile communication equipment.

#### Description of the Related Art

**[0002]** In recent years, power amplifiers providing higher outputs and better linearity have been required for base stations for mobile communication equipment. Despite this demand for high outputs, no power amplifiers have been developed yet that enable a single device to output several hundred W, so a plurality of power amplifiers are combined in parallel to meet this demand. The linearity has been realized by providing distortion compensation based on the feed forward method.

**[0003]** FIG. 6 shows an example of a configuration of a conventional feed forward amplifier. In this figure, 1 is an input terminal, 2 is an output terminal, 3 and 6 are power dividers, 4 is a distortion canceling power combiner, 5 and 14 are vector adjusters, 7 is an output power combiner, 8 and 9 are power amplifiers, 11 and 13 are delay circuits, 12 is a distortion detecting power combiner, and 15 is an auxiliary amplifier. The power divider 6, the output power combiner 7, and the power amplifiers 8 and 9 constitute a main amplifier 10. In addition, references (a) to (j) added to the power divider 3, the distortion canceling power combiner 4, and the distortion detecting power combiner 12 designate ports.

**[0004]** The operation of the feed forward amplifier of this configuration is described below.

**[0005]** First, the power divider 3 divides into two an input signal (see FIG. 7(a)) input from the input terminal 1 and containing multi-channel components. One of the divided output signals is transferred via the vector adjuster 5 to the main amplifier 10, which then amplifies this signal. The amplified signal is input to the port (d) of the distortion detecting power combiner 12 (see FIG. 7(b)). Due to non-linearity of the main amplifier 10, the input signal (see FIG. 7(b)) contains not only the input signal components but also distortion components resulting from inter-modulation. In addition, the other divided signal is input to the port (e) of the distortion detecting power combiner 12 through the delay circuit 11. By adjusting the vector adjuster 5 and the delay circuit 11 so that the input signal components of the signals input to the ports (d) and (e) have an equal amplitude and opposite phases, a signal consisting of only the distortion components due to the canceled input signal components (see FIG. 7(c)) is output from the port (g).

**[0006]** Next, a signal output from the port (f) and containing both the input signal components and the distortion components is input to the port (h) of the distortion

canceling power combiner 4 via the delay circuit 13. In addition, the signal with the distortion components output from the port (g) is transferred via the vector adjuster 14 to the auxiliary amplifier 15, which then amplifies this signal. The amplified signal is then input to the port (i) of the distortion canceling power combiner 4. By adjusting the vector adjuster 14 and the delay circuit 13 so that the distortion components of the signals input to the ports (h) and (i) have an equal amplitude and opposite phases, a signal consisting of only the input signal components due to the canceled distortion components (see FIG. 7(d)) is output from the port (j) to the output terminal 2.

**[0007]** FIGS. 7(a) to 7(d) show the frequency spectra of the signals at the ports (a), (d), (g), and (j) of FIG. 6.

**[0008]** In this configuration, however, the output power of the main amplifier 10 decreases due to losses in the distortion detecting power combiner 12 and delay circuit 13 to reduce the efficiency of the entire feed forward amplifier.

### BRIEF SUMMARY OF THE INVENTION

**[0009]** In view of the conventional problem of reduced efficiency, it is an object of this invention to provide an efficient feed forward amplifier that can avoid losses in the distortion detecting power combiner and delay circuit.

**[0010]** The first invention of the present invention is a feed forward amplifier comprising:

a first power divider for dividing an input signal into two,

a first delay circuit for delaying one of the output signals from the first power divider,

a main amplifier having one power amplifier or a plurality of power amplifiers connected in parallel to amplify an output signal from said first delay circuit, a second power divider for dividing the other output signal from said first power divider into two,

a first vector adjuster for adjusting an amplitude and phase of one of output signals from the second power divider,

a distortion detecting amplifier for amplifying an output signal from the first vector adjuster,

a second delay circuit for delaying the other output signal from the second power divider,

a distortion detecting power combiner for combining an output signal from said distortion detecting amplifier and an output signal from said second delay circuit, and for outputting distortion components,

a second vector adjuster for adjusting an amplitude and phase of an output signal from the distortion detecting power combiner, and

a distortion canceling power combiner for canceling distortion components from the output signal from said main amplifier based on the output signal from said second vector adjuster.

[0011] The second invention of the present invention is a feed forward amplifier according to the first invention comprising an auxiliary amplifier for amplifying the output signal from said second vector adjuster to output the amplified signal to said distortion canceling power combiner, wherein:

said canceling distortion components from the output signal from said main amplifier based on the output signal from said second vector adjuster means canceling distortion components from the output signal from said main amplifier by using said output signal from said auxiliary amplifier.

[0012] The third invention of the present invention is a feed forward amplifier comprising:

a first power divider for dividing an input signal into two,  
 a first delay circuit for delaying one of the output signals from the first power divider,  
 a second power divider for dividing the other output signal from said first power divider into two,  
 a first vector adjuster for adjusting an amplitude and phase one of output signals from the second power divider,  
 a distortion detecting amplifier for amplifying an output signal from the first vector adjuster,  
 a second delay circuit for delaying the other output signal from the second power divider,  
 a distortion detecting power combiner for combining an output signal from said distortion detecting amplifier and an output signal from said second delay circuit, and for outputting distortion components,  
 a second vector adjuster for adjusting an amplitude and phase of an output signal from the distortion detecting power combiner,  
 a third power divider for dividing an output based on an output signal from said second vector adjuster into N, and  
 a main amplifier having (1) N power amplifiers connected in parallel to amplify the output signal from said first delay circuit and (2) N distortion canceling power combiners for canceling distortion components from output signals from said N power amplifiers by using an output signal from said third power divider.

[0013] The fourth invention of the present invention is a feed forward amplifier according to the third invention comprising an auxiliary amplifier for amplifying the output signal from said second vector adjuster to output the amplified signal to said third power divider, wherein:

said dividing an output based on an output signal from said second vector adjuster into N means dividing said output signal from said auxiliary amplifier into N.

[0014] The fifth invention of the present invention is a feed forward amplifier according to any one of the first invention to the fourth invention wherein each type of devices used as said power amplifiers and a type of a device used as said distortion detecting amplifier are the same.

[0015] The sixth invention of the present invention is a feed forward amplifier according to any one of the first invention to the fourth invention wherein said distortion detecting amplifier has a distortion characteristic relative to normalized output power that is substantially the same as the distortion characteristic of any of said power amplifiers relative to normalized output power.

[0016] The seventh invention of the present invention is a feed forward amplifier according to any one of the first invention to the sixth invention wherein substantially all output signals output from said distortion detecting amplifier are output to said distortion canceling power combiner.

## BRIEF DESCRIPTION OF THE DRAWINGS

### [0017]

FIG. 1 is a block diagram of a feed forward amplifier according to Embodiment 1 of this invention;  
 FIGS. 2(a) to 2(g) are frequency spectrum diagrams of signals 101 to 107 at each section of Embodiment 1 of this invention;  
 FIG. 3(a) is a graph showing the distortion characteristic of a distortion detecting amplifier vs. normalized output power;  
 FIG. 3(b) is a graph showing the distortion characteristic of each power amplifier of a main amplifier vs. normalized output power;  
 FIG. 4 is a block diagram of a feed forward amplifier according to Embodiment 2 of this invention;  
 FIGS. 5(a) to (h) are frequency spectrum diagrams of signals 301 to 308 at each section of Embodiment 2 of this invention;  
 FIG. 6 is a block diagram of a conventional feed forward amplifier; and  
 FIGS. 7(a) to 7(d) are frequency spectrum diagrams of signals at ports (a), (d), (g), and (j) of the conventional feed forward amplifier shown in FIG. 6.

### Description of Symbols

#### [0018]

- 1 ... Input terminal
- 2 ... Output terminal
- 3, 6, 22, 31 ... Power divider
- 4, 32, 33 ... Distortion canceling power combiner
- 5, 14, 24 ... Vector adjuster
- 7 ... Output power combiner
- 8, 9 ... Power amplifier
- 10 ... Main amplifier

- 11, 13, 21 ... Delay circuit
- 12, 23 ... Distortion detecting power combiner
- 15 ... Auxiliary amplifier
- 25 ... Distortion detecting amplifier

#### DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

**[0019]** This invention is described below with reference to the drawings showing its embodiments.

(Embodiment 1)

**[0020]** FIG. 1 is a block diagram of a feed forward amplifier according to Embodiment 1 of this invention. In this figure, 1 is an input terminal, 2 is an output terminal, 3, 6, and 22 are power dividers, 4 is a distortion canceling power combiner, 7 is an output power combiner, 8 and 9 are power amplifiers, 11 and 21 are delay circuits, 14 and 24 are vector adjusters, 15 is an auxiliary amplifier, 23 is a distortion detecting power combiner, and 25 is a distortion detecting power amplifier. The power divider 3 is a first power divider, the delay circuit 21 is a first delay circuit, the power divider 22 is a second power divider, the vector adjuster 24 is a first vector adjuster, and the delay circuit 11 is a second delay circuit. In addition, the power divider 6, the output power combiner 7, and the power amplifiers 8 and 9 constitute a main amplifier 10. The power amplifiers 8 and 9 and the distortion detecting amplifier 25 each comprise the same device.

**[0021]** The operation of the feed forward amplifier of this configuration is described below with reference to the drawings.

**[0022]** First, the power divider 3 divides an input signal 101 into two. This input signal 101 is input from the input terminal 1 and containing multi-channel components. One of the divided output signals is transferred via the delay circuit 21 to the main amplifier 10, which then amplifies this signal. The amplified signal is input to the distortion canceling power combiner 4 (in FIG. 1, reference numeral 105 designates the signal input to the distortion canceling power combiner 4). Due to the non-linearity of the main amplifier 10, the signal 105 contains not only the input signal components but also distortion components resulting from inter-modulation. In addition, the power divider 22 further divides the other divided signal into two, and one of the output signals is transferred via the vector adjuster 24 to the distortion detecting amplifier 25, which then amplifies this signal (in FIG. 1, reference numeral 102 designates the signal amplified by the distortion detecting amplifier 25). At this point, by inputting to the distortion detecting amplifier 25 power at the same level as in the power amplifiers 8 and 9 in the main amplifier 10, the signal 102 is output that has the same frequency spectrum as an output signal 105 from the main amplifier 10 (but a different power level, that is, a different amplitude). The other output signal

divided by the power divider 22 is transferred via the delay circuit 11 to the distortion detecting power combiner 23, which then combines this signal with an output signal from the distortion detecting amplifier 25 (in FIG. 1, reference numeral 103 designates the signal input to the distortion detecting power combiner 23). By adjusting the vector adjuster 24 and the delay circuit 11 so that the input signal components of the signals 102 and 103 have an equal amplitude and opposite phases, a signal 104 consisting of only the distortion components with the input signal components cancellation is output from the distortion detecting power combiner 23.

**[0023]** FIGS. 2(a) to 2(g) show the frequency spectra of the signals at each section.

**[0024]** Next, the signal output from the distortion detecting power combiner 23 and consisting of the distortion components is transferred via the vector adjuster 14 to the auxiliary amplifier 15, which then amplifies this signal. The amplified signal is input to the distortion canceling power combiner 4, which then combines this signal with an output signal from the main amplifier 10. By adjusting the vector adjuster 14 and the delay circuit 21 so that the distortion components of both signals have an equal amplitude and opposite phases, a signal consisting of only the input signal components with the distortion components cancellation is output from the distortion canceling power combiner 4 to the output terminal 2.

**[0025]** Compared to the conventional feed forward amplifier in FIG. 6, the configuration in FIG. 1 omits the distortion detecting power combiner otherwise located after the main amplifier and locates the delay circuit before the main amplifier in order to improve the efficiency of the entire feed forward amplifier.

**[0026]** Although Embodiment 1 has been described in conjunction with the example in which the main amplifier is configured by combining the two power amplifiers in parallel, this invention is not limited to this aspect and the main amplifier may be configured using a single power amplifier. In this case, the power divider 6 and the output power combiner 7 may be removed.

**[0027]** Although Embodiment 1 has been described in conjunction with the example in which the main amplifier is configured by combining the two power amplifiers in parallel, this invention is not limited to this aspect and the main amplifier may be configured by combining three or more power amplifiers in parallel. In this case, the power divider 6 may be adapted to divide the input signal into the same number as that of the power amplifiers.

**[0028]** In addition, although in Embodiment 1, the distortion detecting amplifier 25 and the power amplifiers 8 and 9 each comprise the same device, this invention is not limited to this aspect but similar operations can be performed by, for example, configuring the amplifiers in such a way that the distortion characteristic of the distortion detecting amplifier 25 relative to normalized out-

put power (shown in FIG. 3(a)) is the same as the distortion characteristic of one of the power amplifiers 8 and 9 relative to normalized output power (shown in FIG. 3 (b)) and that the output power of the distortion detecting amplifier 25 is lower than that of the power amplifiers 8 or 9.

(Embodiment 2)

**[0029]** FIG. 4 is a block diagram of a feed forward amplifier according to Embodiment 2 of this invention. In this figure, the same components as in Embodiment 1 have the same reference numerals. In addition, 31 is a power divider that is a third power divider and 32 and 33 are distortion canceling power combiners. The power divider 6, the output power combiner 7, the power amplifiers 8 and 9, and the distortion canceling power combiners 32 and 33 constitute the main amplifier 10. The power amplifiers 8 and 9 and the distortion detecting amplifier 25 each comprise the same device.

**[0030]** The operation of the feed forward amplifier of this configuration is described below with reference to the drawings.

**[0031]** Embodiment 2 of this invention is a feed forward amplifier that cancels the distortion components for each power amplifier of the main amplifier. First, the power divider 3 divides an input signal 301 into two. This input signal 301 is input from the input terminal 1 and containing multi-channel components. One of the divided output signals is transferred via the delay circuit 21 to the power divider 6, which divides this signal into two. The power amplifiers 8 and 9 then amplify the divided signals, respectively. Due to the non-linearity of each of the power amplifiers 8 and 9, the output signal contains not only the input signal components but also distortion components resulting from inter-modulation (in FIG. 4, reference numerals 302 and 305 designate the output signals of the power amplifiers 8 and 9, respectively).

**[0032]** The other signal divided by the power divider 3 is processed as in Embodiment 1, so a signal with only the distortion components amplified is output to the auxiliary amplifier 15. The power divider 31 that divides power depending on the number of power amplifiers in the main amplifier 10 divides the output signal from the auxiliary amplifier 15 into two. The distortion canceling power combiner 32 combines one output signal 303 of the two output signals divided by the power divider 31, with an output signal 302 from the power amplifier 8. The distortion canceling power combiner 33 combines the other output signal 306 with an output signal 305 from the power amplifier 9. By adjusting the vector adjuster 14 and the delay circuit 21 so that the distortion components of both combined signals have an equal amplitude and opposite phases, signals 304 and 307 consisting of only the input signal components with the distortion components cancellation are output from the distortion canceling power combiners 32 and 33, respectively. The output power combiner 7 then combines

the output signals 304 and 307 from the distortion canceling power combiners 32 and 33 together and outputs to the output terminal 2 a signal 308 consisting of only the input signal components.

**[0033]** FIGS. 5(a) to 5(h) show the frequency spectra of the signals at each section.

**[0034]** Thus, the configuration in FIG. 4 improves the efficiency of the entire feed forward amplifier as in Embodiment 1.

**[0035]** Although Embodiment 2 has been described in conjunction with the example in which the main amplifier is configured by combining the two power amplifiers in parallel, this invention is not limited to this aspect and the main amplifier may be configured by combining three or more power amplifiers in parallel. In this case, the power divider 6 may be adapted to divide the input signal into the same number as that of the power amplifiers.

**[0036]** In addition, although in Embodiment 2, the distortion detecting amplifier 25 and the power amplifiers 8 and 9 each comprise the same device (that is, each type of devices used as said power amplifiers 8 and 9 and the type of the device used as said distortion detecting amplifier 25 are the same), this invention is not limited to this aspect but similar operations can be performed by, for example, configuring the apparatus in such a way that the distortion characteristic of the distortion detecting amplifier 25 relative to normalized output power is the same as the distortion characteristic of one of the power amplifiers 8 and 9 relative to normalized output power.

**[0037]** As is apparent from the above description, in addition to the plurality of power amplifiers of the main amplifier connected in parallel, this invention includes the amplifier for detecting the distortion components, having a distortion characteristic in a predetermined relationship with the distortion characteristic of the main amplifier. This configuration has the advantages of omitting the distortion detecting power combiner otherwise located after the main amplifier and locating the delay circuit before the main amplifier to reduce losses occurring after the main amplifier in order to improve the efficiency of the entire feed forward amplifier.

## Claims

### 1. A feed forward amplifier comprising:

- a first power divider for dividing an input signal into two,
- a first delay circuit for delaying one of the output signals from the first power divider,
- a main amplifier having one power amplifier or a plurality of power amplifiers connected in parallel to amplify an output signal from said first delay circuit,
- a second power divider for dividing the other

output signal from said first power divider into two,

a first vector adjuster for adjusting an amplitude and phase of one of output signals from the second power divider,

a distortion detecting amplifier for amplifying an output signal from the first vector adjuster,

a second delay circuit for delaying the other output signal from the second power divider,

a distortion detecting power combiner for combining an output signal from said distortion detecting amplifier and an output signal from said second delay circuit, and for outputting distortion components,

a second vector adjuster for adjusting an amplitude and phase of an output signal from the distortion detecting power combiner, and

a distortion canceling power combiner for canceling distortion components from the output signal from said main amplifier based on the output signal from said second vector adjuster.

2. A feed forward amplifier according to claim 1 comprising an auxiliary amplifier for amplifying the output signal from said second vector adjuster to output the amplified signal to said distortion canceling power combiner, wherein:

said canceling distortion components from the output signal from said main amplifier based on the output signal from said second vector adjuster means canceling distortion components from the output signal from said main amplifier by using said output signal from said auxiliary amplifier.

3. A feed forward amplifier comprising:

a first power divider for dividing an input signal into two,

a first delay circuit for delaying one of the output signals from the first power divider,

a second power divider for dividing the other output signal from said first power divider into two,

a first vector adjuster for adjusting an amplitude and phase one of output signals from the second power divider,

a distortion detecting amplifier for amplifying an output signal from the first vector adjuster,

a second delay circuit for delaying the other output signal from the second power divider,

a distortion detecting power combiner for combining an output signal from said distortion detecting amplifier and an output signal from said second delay circuit, and for outputting distortion components,

a second vector adjuster for adjusting an am-

plitude and phase of an output signal from the distortion detecting power combiner,

a third power divider for dividing an output based on an output signal from said second vector adjuster into N, and

a main amplifier having (1) N power amplifiers connected in parallel to amplify the output signal from said first delay circuit and (2) N distortion canceling power combiners for canceling distortion components from output signals from said N power amplifiers by using an output signal from said third power divider.

4. A feed forward amplifier according to claim 3 comprising an auxiliary amplifier for amplifying the output signal from said second vector adjuster to output the amplified signal to said third power divider, wherein:

said dividing an output based on an output signal from said second vector adjuster into N means dividing said output signal from said auxiliary amplifier into N.

5. A feed forward amplifier according to any one of claims 1 to 4 wherein each type of devices used as said power amplifiers and a type of a device used as said distortion detecting amplifier are the same.

6. A feed forward amplifier according to any one of claims 1 to 4 wherein said distortion detecting amplifier has a distortion characteristic relative to normalized output power that is substantially the same as the distortion characteristic of any of said power amplifiers relative to normalized output power.

7. A feed forward amplifier according to any one of claims 1 to 6 wherein substantially all output signals output from said distortion detecting amplifier are output to said distortion canceling power combiner.

Fig. 1




FIG. 2(a)




FIG. 2(b)



FIG. 2(c)




FIG. 2(d)



FIG. 2(e)




FIG. 2(f)




FIG. 2(g)






Fig. 3(b)




Fig. 3(a)




Fig. 4




FIG. 5(a)




FIG. 5(b)



FIG. 5(c)




FIG. 5(d)




FIG. 5(e)




FIG. 5(f)



FIG. 5(g)




FIG. 5(h)




Fig. 6 PRIOR ART




Fig. 7(a) PRIOR ART




Fig. 7(c) PRIOR ART



Fig. 7(b) PRIOR ART





Fig. 7(d) PRIOR ART





European Patent  
Office

# EUROPEAN SEARCH REPORT

Application Number  
EP 99 10 2396

| DOCUMENTS CONSIDERED TO BE RELEVANT   |   |                                  |  |
|---|---|----------------------------------|--|
| Category  | Citation of document with indication, where appropriate, of relevant passages   | Relevant to claim                | CLASSIFICATION OF THE APPLICATION (Int.Cl.6) |
| A   | US 5 631 604 A (DENT PAUL W ET AL)<br>20 May 1997<br>* column 5, line 60 - column 8, line 20;<br>figures 3,4,6 *              | 1,3                              | H03F1/32                                     |
| A   | EP 0 552 059 A (JAPAN RADIO CO LTD ;NIPPON TELEGRAPH & TELEPHONE (JP); NIPPON TELE)<br>21 July 1993<br>* abstract; figure 5 * | 1,5                              |  |
| A   | US 5 043 673 A (SUEMATSU NORIHARU ET AL)<br>27 August 1991  |                                  |  |
| A   | EP 0 443 368 A (FUJITSU LTD)<br>28 August 1991  |                                  |  |
| The present search report has been drawn up for all claims  |   |                                  | TECHNICAL FIELDS SEARCHED (Int.Cl.6)         |
|   |   |                                  | H03F   |
| Place of search   |   | Date of completion of the search | Examiner                                     |
| THE HAGUE   |   | 19 May 1999                      | Segaert, P                                   |
| <p>CATEGORY OF CITED DOCUMENTS</p> <p>X : particularly relevant if taken alone<br/> Y : particularly relevant if combined with another document of the same category<br/> A : technological background<br/> O : non-written disclosure<br/> P : intermediate document</p> <p>T : theory or principle underlying the invention<br/> E : earlier patent document, but published on, or after the filing date<br/> D : document cited in the application<br/> L : document cited for other reasons<br/> &amp; : member of the same patent family, corresponding document</p> |   |                                  |  |

EPOFORM 1503 03 82 (REV.05)

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 10 2396

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

19-05-1999

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|---|---------------------|----------------------------|---------------------|
| US 5631604 A                              | 20-05-1997          | US 5574967 A               | 12-11-1996          |
|   |                     | AU 1602495 A               | 01-08-1995          |
|   |                     | CA 2157183 A               | 13-07-1995          |
|   |                     | DE 19549356 A              | 10-10-1996          |
|   |                     | DE 19549357 A              | 14-11-1996          |
|   |                     | DE 19580085 T              | 26-09-1996          |
|   |                     | GB 2290669 A               | 03-01-1996          |
|   |                     | GB 2330466 A               | 21-04-1999          |
|   |                     | GB 2330467 A               | 21-04-1999          |
|   |                     | GB 2330714 A               | 28-04-1999          |
|   |                     | GB 2330715 A               | 28-04-1999          |
|   |                     | GB 2330468 A               | 21-04-1999          |
|   |                     | JP 8510611 T               | 05-11-1996          |
|   |                     | SE 9503069 A               | 08-11-1995          |
|   |                     | WO 9519066 A               | 13-07-1995          |
|   |                     | US 5568088 A               | 22-10-1996          |
|   |                     | US 5638024 A               | 10-06-1997          |
|   |                     | US 5818298 A               | 06-10-1998          |
|   |                     | US 5732325 A               | 24-03-1998          |
|   |                     | US 5771444 A               | 23-06-1998          |
|   |                     | US 5842140 A               | 24-11-1998          |
| EP 0552059 A                              | 21-07-1993          | JP 5191178 A               | 30-07-1993          |
|   |                     | CA 2087361 A,C             | 17-07-1993          |
|   |                     | US 5412342 A               | 02-05-1995          |
| US 5043673 A                              | 27-08-1991          | JP 2260807 A               | 23-10-1990          |
|   |                     | JP 2703796 B               | 26-01-1998          |
|   |                     | JP 2510739 B               | 26-06-1996          |
|   |                     | JP 3159406 A               | 09-07-1991          |
| EP 0443368 A                              | 28-08-1991          | JP 3232305 A               | 16-10-1991          |
|   |                     | JP 2758682 B               | 28-05-1998          |
|   |                     | JP 3232306 A               | 16-10-1991          |
|   |                     | JP 2758683 B               | 28-05-1998          |
|   |                     | JP 3232307 A               | 16-10-1991          |
|   |                     | CA 2035845 C               | 13-06-1995          |
|   |                     | DE 69120312 D              | 25-07-1996          |
|   |                     | DE 69120312 T              | 12-12-1996          |
|   |                     | DE 69130181 D              | 15-10-1998          |
|   |                     | DE 69130181 T              | 18-02-1999          |
|   |                     | DE 69130296 D              | 05-11-1998          |
|   |                     | DE 69130296 T              | 18-03-1999          |
|   |                     | DE 69130366 D              | 19-11-1998          |
|   |                     | DE 69130366 T              | 08-04-1999          |
|   |                     | EP 0635933 A               | 25-01-1995          |

EPO FORM P0459

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82

**ANNEX TO THE EUROPEAN SEARCH REPORT  
ON EUROPEAN PATENT APPLICATION NO.**

EP 99 10 2396

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report.  
The members are as contained in the European Patent Office EDP file on  
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.


19-05-1999

| Patent document<br>cited in search report | Publication<br>date | Patent family<br>member(s) | Publication<br>date |
|---|---------------------|----------------------------|---------------------|
| EP 0443368 A                              |                     | EP 0644650 A               | 22-03-1995          |
|   |                     | EP 0635934 A               | 25-01-1995          |
|   |                     | US 5287069 A               | 15-02-1994          |
| -----                                     |                     |                            |                     |

EPO FORM P/169

For more details about this annex : see Official Journal of the European Patent Office, No. 12/82





FILE

FIG. 2(a)




FIG. 2(b)



FIG. 2(c)



FIG. 2(d)



FIG. 2(e)



FIG. 2(f)



FIG. 2(g)



Fig. 3(a)




Fig. 3(b)




Fig. 4




FIG. 5(d)



FIG. 5(c)



FIG. 5(b)




FIG. 5(a)



FIG. 5(h)




FIG. 5(g)




FIG. 5(f)




FIG. 5(e)




FIG. 6 PRIOR ART




Fig. 7(a) PRIOR ART Fig. 7(b) PRIOR ART







Fig. 7(c) PRIOR ART Fig. 7(d) PRIOR ART



**THIS PAGE BLANK (USPTO)**



**This Page is Inserted by IFW Indexing and Scanning  
Operations and is not part of the Official Record**

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images include but are not limited to the items checked:

- ☐ **BLACK BORDERS**
- ☐ **IMAGE CUT OFF AT TOP, BOTTOM OR SIDES**
- ☐ **FADED TEXT OR DRAWING**
- ☒ **BLURRED OR ILLEGIBLE TEXT OR DRAWING**
- ☐ **SKEWED/SLANTED IMAGES**
- ☐ **COLOR OR BLACK AND WHITE PHOTOGRAPHS**
- ☐ **GRAY SCALE DOCUMENTS**
- ☐ **LINES OR MARKS ON ORIGINAL DOCUMENT**
- ☐ **REFERENCE(S) OR EXHIBIT(S) SUBMITTED ARE POOR QUALITY**
- ☐ **OTHER:** \_\_\_\_\_

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning these documents will not correct the image problems checked, please do not report these problems to the IFW Image Problem Mailbox.**

**THIS PAGE BLANK (USPTO)**